

# UNITED STATES PATENT AND TRADEMARK OFFICE

197

DATE MAILED: 03/24/2003

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/903,239	07/11/2001	Delbert Raymond Cecchi	ROC920010130US1	9489
7	590 03/24/2003			
Bryan W. Bockhop, Esq. BOCKHOP & REICH, LLP Bldg. 400, Suite 300			EXAMINER	
			NGUYEN, LONG T	
3235 Satellite I Duluth, GA 3	· - ·		ART UNIT	PAPER NUMBER
,			2816	

Please find below and/or attached an Office communication concerning this application or proceeding.

		gn
	Application No.	Applicant(s)
	09/903,239	CECCHI ET AL.
Office Action Summary	Examiner	Art Unit
	Long Nguyen	2816
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	he correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a repl - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).  Status	I36(a). In no event, however, may a reply by within the statutory minimum of thirty (30) will apply and will expire SIX (6) MONTHS a, cause the application to become ABAND	be timely filed ) days will be considered timely. from the mailing date of this communication. ONED (35 U.S.C. § 133).
1) Responsive to communication(s) filed on 13	January 2003 .	
2a)⊠ This action is <b>FINAL</b> . 2b)□ Th	nis action is non-final.	
3) Since this application is in condition for allow closed in accordance with the practice under		
Disposition of Claims		
4)⊠ Claim(s) <u>1-10</u> is/are pending in the application		
4a) Of the above claim(s) is/are withdra	wn from consideration.	
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>1-10</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and/c	or election requirement.	
9) ☐ The specification is objected to by the Examine	er.	
10) ☐ The drawing(s) filed on is/are: a) ☐ acce	pted or b) $\square$ objected to <b>by the E</b>	Examiner.
Applicant may not request that any objection to th	e drawing(s) be held in abeyance	. See 37 CFR 1.85(a).
11) $igtimes$ The proposed drawing correction filed on <u>13 Ja</u>	nuary 2003 is: a)⊠ approved	b) disapproved by the Examiner.
If approved, corrected drawings are required in re		
12) ☐ The oath or declaration is objected to by the Ex	kaminer.	
Priority under 35 U.S.C. §§ 119 and 120		
13) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 11	9(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:		
<ol> <li>Certified copies of the priority document</li> </ol>	s have been received.	
2. Certified copies of the priority document	s have been received in Appli	cation No
<ul> <li>3. Copies of the certified copies of the prio application from the International Bu</li> <li>* See the attached detailed Office action for a list</li> </ul>	reau (PCT Rule 17.2(a)).	ū
14) Acknowledgment is made of a claim for domesti	·	
a) The translation of the foreign language pro	ovisional application has been	received.
Attachment(s)	. ,	•••
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) 🔲 Notice of Inform	nary (PTO-413) Paper No(s)
S. Patent and Trademark Office PTO-326 (Rev. 04-01) Office Ad	ction Summary	Part of Paper No. 5

Art Unit: 2816

### **DETAILED ACTION**

### Response to Amendment

- 1. The amendment filed on 1/13/03 has been received and entered in the case.
- 2. The objection to the drawings in the last office action has been overcome based on applicant's drawings correction.
- 3. The rejection under 35 U.S.C. 112, 2<sup>nd</sup> paragraph in the last office action has been overcome based on applicant's amendment.

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zhang (USP 6,313,696) in view of Sasaki (USP 5,039,873).

With respect to claim 1, Figure 2 of the Zhang reference discloses a differential amplifier which includes: an active differential amplification circuit (transistors 31, 34, 41-46, 38, and 35 in Figure 2) electrically coupled to a first input signal (ina), a second input signal (inb) and an output signal (out), the active differential amplification circuit (transistors 31, 34, 41-46, 38, and 35) also electrically coupled to a first voltage (Vdd) and a second voltage (GND) different from the first voltage (Vdd); and a bias circuit (transistors 32, 33, 36 and 37 in Figure 2) electrically coupled to the active differential amplification circuit (transistors 31, 34, 41-46, 38, and 35) for biasing the active differential amplification circuit (transistors 31, 34, 41-46, 38, and 35). The

Art Unit: 2816

Zhang reference does not teach that the bias circuit (transistors 32, 33, 36 and 37) is a passive circuit. However, the Sasaki reference teaches that when a transistor is on, it is functionally equivalent to a resistor (see Figure 4c, and Col. 1, lines 21-22). Therefore, because each of the gates of the transistors 32, 33, 36 and 37 of the bias circuit in Figure 2 of the Zhang reference is connected to a respective fixed power supply voltage (Vdd or Gnd) so transistors 32, 33, 36 and 37 will remain on during switching (Col. 7, lines 37-41), it would have been obvious to one having an ordinary skill in the art at the time the invention was made to substitute a resistor for each of the transistors 32, 33, 36 and 37 in Figure 2 of the Zhang reference because they are functionally equivalent. With such a modification, the bias circuit will be a passive bias circuit which includes four resistors. Note that this modification will also meet the functional language "for providing common-mode rejection while providing differential-mode amplification" on lines 1-2 and "the active differential ... the second input signal" on the last 4 lines of the claim because the structure of the modification is the same as the structure of the claimed invention (Figure 2).

With respect to claim 2, the above modification shows that the active differential amplification circuit (transistors 31, 34, 41-46, 38, and 35 in Figure 2 of Zhang) includes: a first transistor (34) having a first source electrically coupled to the first voltage (Vdd), a first gate electrically coupled to a first node (58) and a first drain (connected to node 52), the first node (58) being a bias node; a second transistor (31) having a second drain (connected to node 50), a second gate electrically coupled to the first node (58) and a second source electrically coupled to the second voltage (GND) different from the first voltage (Vdd); a third transistor (38) having a third source electrically coupled to the first voltage (Vdd), a third drain (connected to node of 56)

Art Unit: 2816

and a third gate electrically coupled to the first node (58); a fourth transistor (35) having a fourth drain (connected to node 54), a fourth gate electrically coupled to the first node (58) and a fourth source electrically coupled to the second voltage (GND); a fifth transistor (41) having a fifth source electrically coupled to the first voltage (Vdd), a fifth drain electrically coupled to a second node (the junction of transistors 41-43) and a fifth gate electrically coupled to the first node (58); a sixth transistor (44) having a sixth drain electrically coupled to a third node (junction of transistors 44-46), a sixth gate electrically coupled to the first node (58) and a sixth source electrically coupled to the second voltage (GND); a seventh transistor (42) having a seventh source electrically coupled to the second node (junction of transistors 41-43), a seventh drain electrically coupled to the second drain (the connection of transistors 42 and 31 at node 50), and a seventh gate electrically coupled to the first input signal (ina); an eighth transistor (45) having an eighth drain electrically coupled to the first drain (the connection of transistors 45 and 34 at node 52), an eighth source electrically coupled to the third node (junction of transistors 44-46) and an eight gate electrically coupled to the first input signal (ina); a ninth transistor (43) having a ninth source electrically coupled to the second node (junction of transistors 41-43), a ninth gate electrically coupled to the second input signal (inb) and a ninth drain electrically coupled to the fourth drain (the connection of transistors 43 and 35 at node 54); and a tenth transistor (46) having a tenth drain electrically coupled to the third drain (the connection of transistors 46 and 38 at node 56), a tenth gate electrically coupled to the second input signal (inb) and a tenth source electrically coupled to the third node (junction of transistors 45-46).

With respect to claim 3, the above modification also meet the limitation that the passive bias circuit includes: a first resistor (substituted for transistor 33 as discussed above with regard

Art Unit: 2816

to claim 1) electrically coupling the first drain (node 52) to the first node (58); a second resistor (substituted for transistor 32 as discussed above with regard to claim 1) electrically coupling the second drain (node 50) to the first node (58); a third resistor (substituted for transistor 37 as discussed above with regard to claim 1) electrically coupling the third drain (node 56) to the output signal (out); and a fourth resistor (substituted for transistor 36 as discussed above with regard to claim 1) electrically coupling the fourth drain (node 54) to the output signal (out).

With respect to claim 4, Figure 2 of the Zhang reference shows that the first transistor (34), the third transistor (38), the fifth transistor (41), the seventh transistor (42) and the ninth transistor (43) each include a p-channel device.

With respect to claim 5, Figure 2 of the Zhang reference shows that the second transistor (31), the fourth transistor (35), the sixth transistor (44), the eighth transistor (45) and the tenth transistor (46) each include an n-channel device.

With respect to claim 6, Figure 2 of the Zhang reference shows that second voltage (GND) is electrically coupled to a common ground (GND).

With respect to claim 7, the above modification of Figure 2 of the Zhang reference as discussed in claim 1 also meets all of the limitations of claim 7 because the structure of this modification is the same as the structure of the claimed invention (Figure 2), e.g., the above modification is a differential amplifier which includes: a first transistor (34) having a first source electrically coupled to the first voltage (Vdd), a first gate electrically coupled to a first node (58) and a first drain (connected to node 52), the first node (58) being a bias node; a second transistor (31) having a second drain (connected to node 50), a second gate electrically coupled to the first node (58) and a second source electrically coupled to a second voltage (GND) different from the

Art Unit: 2816

first voltage (Vdd); a first resistor (substituted for transistor 33 as discussed above with regard to claim 1) electrically coupling the first drain (node 52) to the first node (58); a second resistor (substituted for transistor 32 as discussed above with regard to claim 1) electrically coupling the second drain (node 50) to the first node (58); a third transistor (38) having a third source electrically coupled to the first voltage (Vdd), a third drain (connected to node of 56) and a third gate electrically coupled to the first node (58); a fourth transistor (35) having a fourth drain (connected to node 54), a fourth gate electrically coupled to the first node (58) and a fourth source electrically coupled to the second voltage (GND); a third resistor (substituted for transistor 37 as discussed above with regard to claim 1) electrically coupling the third drain (node 56) to an output signal (out); and a fourth resistor (substituted for transistor 36 as discussed above with regard to claim 1) electrically coupling the fourth drain (node 54) to the output signal (out); a fifth transistor (41) having a fifth source electrically coupled to the first voltage (Vdd), a fifth drain electrically coupled to a second node (the junction of transistors 41-43) and a fifth gate electrically coupled to the first node (58); a sixth transistor (44) having a sixth drain electrically coupled to a third node (junction of transistors 44-46), a sixth gate electrically coupled to the first node (58) and a sixth source electrically coupled to the second voltage (GND); a seventh transistor (42) having a seventh source electrically coupled to the second node (junction of transistors 41-43), a seventh drain electrically coupled to the second drain (the connection of transistors 42 and 31 at node 50), and a seventh gate electrically coupled to a first input signal (ina); an eighth transistor (45) having an eighth drain electrically coupled to the first drain (the connection of transistors 45 and 34 at node 52), an eighth source electrically coupled to the third node (junction of transistors 44-46) and an eight gate electrically coupled to the first

input signal (ina); a ninth transistor (43) having a ninth source electrically coupled to the second node (junction of transistors 41-43), a ninth gate electrically coupled to a second input signal (inb) and a ninth drain electrically coupled to the fourth drain (the connection of transistors 43 and 35 at node 54); and a tenth transistor (46) having a tenth drain electrically coupled to the third drain (the connection of transistors 46 and 38 at node 56), a tenth gate electrically coupled to the second input signal (inb) and a tenth source electrically coupled to the third node (junction of transistors 45-46). Note that the preamble recitation "for providing common-mode rejection while providing differential-mode amplification" on lines 1-2 is merely intended use.

With respect to claim 8, Figure 2 of the Zhang reference shows that the first transistor (34), the third transistor (38), the fifth transistor (41), the seventh transistor (42) and the ninth transistor (43) each include a p-channel device.

With respect to claim 9, Figure 2 of the Zhang reference shows that the second transistor (31), the fourth transistor (35), the sixth transistor (44), the eighth transistor (45) and the tenth transistor (46) each include an n-channel device.

With respect to claim 10, Figure 2 of the Zhang reference shows that second voltage (GND) is electrically coupled to a common ground (GND).

### Response to Arguments

6. Applicant's arguments filed on 1/13/03 have been fully considered but they are not persuasive.

In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching,

Art Unit: 2816

suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5

USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, because each of the gates of the transistors 32, 33, 36 and 37 of the bias circuit in Figure 2 of the Zhang reference is connected to a respective fixed power supply voltage (the gate of p-channel transistors 33 and 37 connected to ground, and the gate of n-channel transistors 32 and 36 connected to power supply Vdd) so transistors 32, 33, 36 and 37 will remain on during switching (see Col. 7, lines 37-41 of Sasaki), so each of the transistors 32, 33, 36 and 37 functions as a resistor. Therefore, it is obvious to one having an ordinary skill in the art at the time the invention was made to replace each of the transistors 32, 33, 36, and 37 with a resistor because they are functionally equivalent. Thus, in this modification, the bias circuit (32, 33, 36 and 37) is a passive bias circuit which includes four resistors.

Applicant also argues that nothing in Zhang or Sasaki, alone or in combination, teaches or suggest the limitation "the passive bias element capable of biasing the active differential amplifier elements so that the active differential amplification element operates in saturation mode". However, as discussed in the rejection under 35 USC 103, the functional limitation "the passive bias element capable of biasing the active differential amplifier elements so that the active differential amplification element operates in saturation mode" is met because the structure of the above modification (as discussed in the rejection of claim 1) is the same as the structure of the claimed invention (Figure 2), see MPEP 2112.01 and In re Best, 562 F.2d 1252, 1255, 195 USPQ 430, 433 (CCPA 1977).

Art Unit: 2816

### Conclusion

7. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directly to Examiner Long Nguyen whose telephone number is (703) 308-6063. The Examiner can normally be reached on Monday to Friday from 8:30am to 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tim Callahan, can be reached at (703) 308-4876. The fax number for this group is (703) 872-9318. The After Final fax number is (703) 872-9319.

Any inquiry of general nature or relating to the status of this application or proceeding should be directed to the group receptionist whose telephone number is (703) 308-0956.

March 12, 2003

Long Nguyen Art Unit: 2816

Primary Examiner